Discussion 8

Feb 27

Outline

- DINOCPU assignment
- VM quiz

What is the new condition?

(1) data memory is processing current memory request 3 inst memory is processing current memory request. + 3 branch / jump is taken (4) load - to - use hazard.


case when (1) data memory is busy.
F D E M W
e. (2) instruction
$$F$$
 D E M W
f. (2) (3) stall
g. (2) (4) Stall Stall Stall Stall Stall
h. (3) Stall Stall Stall Stall Stall
 F (4) Stall Stall Stall Stall Stall
 F (4) Stall Sta

VM quiz

Question 1	1 pt
Which of the following are reasons why we want to virtualize proc	cesses?
To increase performance of the process	
Run a process on a machine with a larger amount of physical memory the space	han the ISA-defined address
Share physical hardware between multiple processes	
View the system as if each process was running on its own	
Isolate each process's data	
Run a process on a machine with a smaller amount of physical memory space	than the ISA-defined address

Question 2	1 pt
What controls the virtual to physical address translation?	
The operating system	
○ The compiler	
○ The user	
O The hardware	
○ The process	

Quest	tion 3		1 pt
		egmentation, each segment has three regi tual or physical addresses?	sters, a base, a bounds, and
Base:	[Select]	Virtat	
Bound	[Select]	ν +α/~	
Offset	[Select]	physrcal	




Question 5

Assume the following flat translation table. The following is given like a C array (e.g., the 0th entry is the leftmost entry).

ົ ろ Ľ [0x9dbe, 0x257, 0x7a8f, 0x8952] Assuming the page size is <u>64KiB</u>, translate the following addresses. Give your answers in hex 64 kiB = 216 byte. with no leading Os. (E.g., Oxabcd) 1 hex digit = 4 bits 4 digits = 16 bits. 0x106ed 0x257 $L(4kiB = L(4xiD) = 2^{16})$ $(= g(L(6)(4xiD) = 2^{16})$ 0x8952 e511 16 bits. 0x708 offset DPN -What is the size of the virtual address space in KiB? $4 \times 64 \text{ k}$: B = 256 k: B. len(VAJJv)

2 pts



1 pts

A system has the following characterstics: * The base page size is 1KB. * Each PTE is 64 bits. * There are four levels in the page table. * Every level (chunk) of the page table is the same size as the base page size (like in rv32, rv64, and x86).

Compared to rv32 with a base page size of 4KB, how would you expect this new address 1 rv32 has 2 L page table 4 kiB page size. translation design to compare?

Select all that are true.

There would be less fragmentation in memory with the new design compared to rv32.

The overhead from the page table would be higher with this design. I.e., this new design requires more memory than the rv32 design.

For the same size TLB, the new design would have more misses than rv32.

The new design requires fewer memory accesses for every TLB miss than rv32.

Question 8	2 pts
For this question, use the following assumptions:	
Memory latency is 70 cycles	
 The average page walk time is 200 cycles 	
The TLB latency is 0 cycles (it is fully pipelined with the L1 cache acc	ess)
The TLB hit ratio is 97%	
The L1 cache has a hit ratio of 90%	
The L1 cache has a hit time of 2 cycle	
What is the AMAT of this system in cycles? (Note, correct answers within	n 0.5 cycles will be
counted correct.) AMAT without franslation.	IAMAT with translation
= 2 + 10%(70) = 9. 15. AMAT with translation.	$- \int AMAT with translational and from the translation of the translat$
13. AMAT with translation	$ 2^{2} 1 = (6 + 1)^{2}$
= 9 + 3%(200) = (5 cyc)	0 + 3/6 (200 + Q + 10/0)
= [-T - 2/2 - 15 - 15 - 15 - 15 - 15 - 15 - 15 - 1	

