
Discussion 7


Feb 20th

Outline

- Week 7 Quiz
- Overview on DINOCPU assignment 4

Week 7 Quiz







2 pts

Question 4

Scratchpad "caches", which are often small arrays of SRAM, are exposed to the programmer.

This kind of design would be considered part of the [Select] architecture.





	_
Question 9	
Use the following system characteristics.	
L1 cache latency: 4.0 ns	

Memory latency: 60 ns

L1 cache hit ratio: 82%

What is the average memory access time in ns? AMAT= HT + MP. 4ns x 82% + 18% ((4+60)ns)

= 14.8 ns.

Use the following system characteristics.

Question 10

L1 cache hit ratio: 89% Memory latency: 65 cycles Instruction mix: 60% loads and stores

L1 cache latency: 2 cycles

Assume 0 time for instruction fetch (for instance, there is a very good instruction prefetcher) and assume that all instructions other than loads and stores complete with a CPI of 1.

What is the CPI of this system with an L1 cache?

40% + 60% (89% X2 + 11% (2+65))

1 pts

Question 11

Hit ratio 80.0%

2 pts

Use the following system characteristics to answer the questions below. L1 cache latency: 2 cycles System A = $60\% + 40\% (2 \times 95\% + 5\% ((2+10) \times 89\% + 20\% (2+10+40))$

To improve performance you add another level of cache. You have two options:

L2 Cache AL2 Cache B Speedup =
$$\frac{A}{B} = \frac{1.76}{1.78} = 0.98$$

90.0% Latency 10 cycles 15 cycles

What is the speedup of System A over System B? (If system A is better, then this should be above 1, if system B is better then this should be below 1).

Assume 0 time for instruction fetch (for instance, there is a very good instruction prefetcher) and assume that all instructions other than loads and stores complete with a CPI of 1. Also assume that the two systems are running the same program.

Hint: you need to calculate the CPI for each system.

Question 12 2 pts

Single leve =
$$60\% + 40\%(3\times8\% + 12\%((3+50)))$$
existics.
$$53 = 60\%(\times + 3) + 40\%(\times + 3 + 50)$$

Use the following system characteristics.

L1 cache latency: 3 cycles
$$53 = 60\%(x+3) + 40\%(x+3+50)$$

L1 cache hit ratio: 88%

$$53 = (\pi + 3) + 20$$
.
 $x = 30$ cycles.

Memory latency: 50 cycles

$$x = 30$$
, cycles

Instruction mix: 0.4% loads and stores

Now, assume that you are going to design a second level of cache. The design will have a hit ratio of 60%.

What is the *latency* required of the L2 cache to give the same performance as the single-level system?

Use the following characteristics to answer the questions below.

1024×1024 bytes. total cahe block= 1024×1024 32768 6.

Block size: 32 B

Cache capacity: 1024 KiB

Address size: 33 bits

Associativity: None, direct-mapped

What bits of the address are used to access the cache? Answer using chisel syntax (e.g., the lowest order 4 bits would be "(3,0)").

(4,0) 33-5-15=13 bits \Rightarrow tag

Tag: (32,20)

Offset into the block:

Index:

2 pts

2 pts

Use the following characteristics to answer the questions below. Cache capacity: 32 MiB # black = 32×1024×1024 = 4194 304

Block size: 8 B

enerence =
$$\frac{4194304}{16}$$
 = $\frac{262144}{16}$ entrences

Address size: 34 bits

 $\log_2(262144) \text{ bits} > \text{index}.$ What bits of the address are used to access the cache? Answer using chisel syntax (e.g., the log, (8) = 3 bits = offset. lowest order 4 bits would be "(3,0)").

$$34 - 3 - 18 = 13 \text{ bits tag.}$$

Offset into the block:

Address size: 33 bits Meta data: 3 bits per block 33-3-9=2 | bits => fag 4096×8B = 32768 bytes Give the following answers in bytes unless otherwa What is the capacity of the data array? 4096. How many tags are required? What is the capacity of the SRAM (including the tags and extra meta data)? , (21+3)×4096+32768= 45056 bytes. How many bits are read on each access to the cache? Assume all ways are accessed in pa. (8x8 bits + 21 +3)x8 = 704 bits

Associativity: 8-way Set assoc.

Address size: 33 bits

Meta data: 3 bits per block

$$33 - 3 - 9 = 2 \mid bi+5 \Rightarrow +05$$

Give the following answers in bytes unless otherw.

A 1 100 3 2768 | 201005

Use the follo.

Total blocks: 4096

Block size: 8 B > 3 bits offset.

Question 16	1 pt
Which replacement policy will perform the best?	
○ Least recently used	
○ Random	
It depends on the workload	
O Most recently used	
O Pseudo least-recently used	
Question 17	1 pt
Question 17 Which policy has the <i>least</i> hardware overhead? O It depends on the workload	1 pt
Which policy has the <i>least</i> hardware overhead?	1 pt
Which policy has the <i>least</i> hardware overhead? O It depends on the workload	1 pt

	1 pt
Which of the following are benefits of a write-through policy?	
☐ Lower latency for writes	
Easier to handle faults in the cache	
Less metadata in the cache	
☐ Lower memory bandwidth	
	1
Question 19	1 pts
Assume that after analyzing your workload and cache design, you fin are due to capacity misses. Which of the following will not improve the	nd that most of the misses
Assume that after analyzing your workload and cache design, you fin	nd that most of the misses
Assume that after analyzing your workload and cache design, you fin are due to <i>capacity</i> misses. Which of the following <i>will not</i> improve the	nd that most of the misses
Assume that after analyzing your workload and cache design, you fin are due to <i>capacity</i> misses. Which of the following <i>will not</i> improve the local	nd that most of the misses
Assume that after analyzing your workload and cache design, you fin are due to <i>capacity</i> misses. Which of the following <i>will not</i> improve the order of the cache of the cach	nd that most of the misses

DINOCPU Assignment 4