Discussion 5

Feb. 6th

Outline

- Midterm clarification:
	- You won't be asked to implement the register renaming and out of order execution but it will cover your understanding on register renaming and out of order execution.
- A summary on ILP
- Example on dependency and register renaming
- Week 5 quiz
	- Q 10 -> why CPI is related to throughput
- (if we have time) Example on static scheduling, loop unrolling, and multi-instruction pipelined

Static ILP and its limitations

- Done by the compiler on static code
- Dependent on the application
- Static scheduling
- Loop unrolling
- VLSI ISA

Limitation

- Can not detect dynamic dependencies
- Require complex compilers
- Larger code blocks
- Can't deal with unpredictable delays
- …

Dynamic Scheduling

- Hardware rearranges the instruction execution to reduce stall while maintaining data flow and exception behavior (Out of order execution)
- It can handle cases when dependences are unknown at compile time
- It can create parallel execution windows
- Tomasulo's algorithm is a great example of how it can be implemented
- But now we have hazard to deal with
	- The required busses and functional units are available (structural hazard)
	- RAW dependency (true dependency)
	- WAW dependency (false dependency)
	- WAR dependency (false dependency)

Week 5 quiz

and the state of the

1 pts

For a 2-bit saturating counter predictor, what is the accuracy for the given branch outcomes? The initial prediction is 'weakly taken'.

the control of the control of the

For the following program, what is the "best" schedule without changing the program? Assume the DINO CPU pipeline without any branch prediction. I.e., there is a one cycle load to use hazard and branches are resolved in the memory stage.

2 pts

CPI = IPC.
= $\frac{1}{\csc 4}$

Assume you have the following 4 instructions that are decoded and waiting to execute. Assume the machine has 8 registers like the example in lecture.

i1: source regs: 1, 3. Destination reg: 2

i2: source regs: 4, 2. Destination reg: 3

i3: source regs: 0, 4. Destination reg: 7

i4: source regs: 0, 6. Destination reg: 6

Registers 1 and 5 are currently busy

Because of which rules can i2 not be executed? (It may help to draw out the matrices)

 \Box (i) The required busses and functional units are available.

(iv) The source or destination register will be written by a prior instruction

 \Box (iii) The destination register is used as a source for a prior instruction

 \Box (ii) The registers are busy.

Assume the following hardware state. There are some instructions currently executing, and others that have been decoded and are waiting to execute. Use this information to answer the questions below.

Currently executing instructions

2 pts

Assume the following hardware state. There are some instructions currently executing, and others that have been decoded and are waiting to execute. Use this information to answer the questions below.

Currently executing instructions

With register renaming Which instructions can be sent to execute at this time (assume there are enough execution/functional units and busses)?

ori a6, a5, -1923

 $\sqrt{\frac{1}{2}}$ xor a5, s5, t2

 $\mathsf{\mathsf{W}}$ sub s8, a6, zero

sll a5, s5, a5 M

Example on Static Scheduling and Loop Unrolling

Example program:

}

}

```
void foo (size_t n, int x[], int y[]) {
```

```
for (size_t i = 0; i < n; i++)v[i] = 10 * x[i] + v[i];
```
loop:

 $\frac{1}{x}$ lw x2, 0(x1) // get x[i] muliw x2, x2, 10 // 10 * x[i] $\frac{1}{2}$ lw x4, 0(x3) // get y[i] addw x4, x4, x2 // $10 * x[i] + y[i]$ sw x4, 0(x3) addi x11, x11, 1 // i ++ addi x1, x1, 4 // int is 4 bytes so addr of $x + 4$ addi x3, x3, 4 $\frac{\pi}{4}$ addr of y + 4 bne $x11, x10, \text{loop}$ // if i != n, then continue looping loop:

 $\frac{1}{x^2}$ lw x2, 0(x1) // get x[i]

muliw x2, x2, 10 // 10 * x[i]

 $\frac{1}{2}$ lw x4, 0(x3) // get y[i]

```
addw x4, x4, x2 // 10 * x[i] + y[i]
```
sw x4, 0(x3)

```
addi x11, x11, 1 // i ++
```
addi x1, x1, 4 // int is 4 bytes so addr of $x + 4$

```
addi x3, x3, 4 // addr of y + 4
```

```
 bne x11, x10, loop // if i != n, then continue looping
```
the control of the control of the

FD E MW.

