Discussion 5

Feb. 6th

Outline

- Midterm clarification:
 - You won't be asked to implement the register renaming and out of order execution but it will cover your understanding on register renaming and out of order execution.
- A summary on ILP
- Example on dependency and register renaming
- Week 5 quiz
 - Q 10 -> why CPI is related to throughput
- (if we have time) Example on static scheduling, loop unrolling, and multi-instruction pipelined

Static ILP and its limitations

- Done by the compiler on static code
- Dependent on the application
- Static scheduling
- Loop unrolling
- VLSI ISA

Limitation

- Can not detect dynamic dependencies
- Require complex compilers
- Larger code blocks
- Can't deal with unpredictable delays
- ...

Dynamic Scheduling

- Hardware rearranges the instruction execution to reduce stall while maintaining data flow and exception behavior (Out of order execution)
- It can handle cases when dependences are unknown at compile time
- It can create parallel execution windows
- Tomasulo's algorithm is a great example of how it can be implemented
- But now we have hazard to deal with
 - The required busses and functional units are available (structural hazard)
 - RAW dependency (true dependency)
 - WAW dependency (false dependency)
 - WAR dependency (false dependency)



Week 5 quiz

Question 1	1 pts
For an <i>always not taken</i> predictor, what is the accuracy for the given branch outcomes?	

1 pts

For a 2-bit saturating counter predictor, what is the accuracy for the given branch outcomes? The initial prediction is 'weakly taken'.

T|NT|T|T|NT|T|NT|T|NT|NT|T|T|T|T|T|T|T

Question 5	1 pts
Mark the true statements.	
The order of instructions in the program can affect the performance	
Compilers can re-arrange instructions to increase performance	
Sometimes there are independent instructions that the compiler cannot find	
Compilers can re-arrange instructions to reduce hazards and stalls	

For the following program, what is the "best" schedule without changing the program? Assume the DINO CPU pipeline without any branch prediction. I.e., there is a one cycle load to use hazard and branches are resolved in the memory stage.



2 pts

Question 7	1 p
Mark the true statements.	
Loop unrolling can expose instruction level parallelism	
Loop unrolling will increase the memory footprint of the code	
Loop unrolling reduces the number of dynamic branch instructions	
When executing code with loops unrolled, the total number of dynamic instruction	tions is about the same
Loop unrolling makes the code have fewer static instructions	
Loop unrolling always increases performance	

Question 8	Lopendeiles windows,	1 pts
ord Compiler transformations like loop unrolling having which effect(s) on the Iron Law?	the move the performance of app $\# inst \times CPI \times cycle$	fications by
Reduce the CPI		
Increase the number of dynamic instructions	K for loop > 10 thes.	> loopxh
Reduce the number of dynamic instructions	1007 ×10	
Reduce the cycle time	bre -	bre
Reduce the number of static instructions		
Increase the CPI		
Increase the cycle time		
Increase the number of static instructions	\times	



Question 10 2 pts cycles_ 6 Assume you have a processor design which is 2-wide in-order. In other words, you can fetch up to two instructions, decode up to two instructions, execute up to two instructions, send insts up to two instructions to memory, and write back up to two instructions each cycle. Assume \mathcal{E} that you cannot forward/bypass in the same cycle and have to stall any dependent instructions by at least 1 cycle. = 0-6 What is the average cycles per instruction? (Ignore the warm up time. Ignore the cyclesbefore the first instruction completes.) 8 9 (0) oyde 5 6 sll s0, s7, s3 E D M \mathbf{V} sra s8, s7, s3 E M Ś 0 sra_a4, s0 F \triangleright MW E addi t4, s7, 446 M D ٢Λ lw s2 1440(s0 -1958 xori s8 720(s0) W M \square F.e sra s0, s8, s7 W \cap xor s3, s2 s0 \mathbb{N} M 0 1

CPI = IPC.

= inst cycle.



Question 12	1 pt
Mark all that are true.	
 Dynamic methods for finding ILP are more fle dependencies) 	xible to runtime dependencies (e.g., address
 Increasing the window of instructions can inc and area 	rease the ILP, but it also increases the complexity, power
 Dynamic ILP techniques implemented in hard implemented in the compiler 	ware uses less power and area than static techniques

In out-of-order processor you can only execute instructions out of order, you still must issue instructions in order and complete (or commit) instructions in order. Why?

_____ Must issue in order to make sure that exceptions/interrupts happen precisely for the right instruction.

) Must issue in order to determine their dependencies.

Must commit instructions in order to make sure that exceptions/interrupts happen precisely for the right instruction.

Must commit instructions in order to determine their dependencies.

Assume you have the following 4 instructions that are decoded and waiting to execute. Assume the machine has 8 registers like the example in lecture.

i1: source regs: 1, 3. Destination reg: 2

i2: source regs: 4, 2. Destination reg: 3

i3: source regs: 0, 4. Destination reg: 7

i4: source regs: 0, 6. Destination reg: 6

Registers 1 and 5 are currently busy

Because of which rules can i2 not be executed? (It may help to draw out the matrices)

(i) The required busses and functional units are available.

(iv) The source or destination register will be written by a prior instruction

(iii) The destination register is used as a source for a prior instruction

(ii) The registers are busy.

Assume the following hardware state. There are some instructions currently executing, and others that have been decoded and are waiting to execute. Use this information to answer the questions below.

Currently executing instructions



2 pts

Assume the following hardware state. There are some instructions currently executing, and others that have been decoded and are waiting to execute. Use this information to answer the questions below.

Currently executing instructions



With register renaming Which instructions can be sent to execute at this time (assume there are enough execution/functional units and busses)?

🗌 ori a6, a5, -1923

🖸 xor a5, s5, t2

🖸 sub s8, a6, zero

sll a5, s5, a5

2 pts

Question 17	2 pts
Mark all of the types of hazards that can occur in an out-of-order superscalar processor design.	
Write after read	
Write after write	
Rename	
Read after write	
Read after read	
Control	
Structural	

Example on Static Scheduling and Loop Unrolling

Example program:

}

```
void foo (size_t n, int x[], int y[]) {
```

for (size_t i = 0; i < n; i ++) { y[i] = 10 * x[i] + y[i]; loop:

lw x2, 0(x1) // get x[i]muliw x2, x2, 10 // 10 * x[i] lw x4, 0(x3) // get y[i]addw x4, x4, x2 // 10 * x[i] + y[i] sw x4, 0(x3)addi x11, x11, 1 // i ++ addi x1, x1, 4 // int is 4 bytes so addr of x + 4addi x3, x3, 4 // addr of y + 4 bne x11, x10, loop // if i != n, then continue looping loop:

lw x2, 0(x1) // get x[i]

muliw x2, x2, 10 // 10 * x[i]

lw x4, 0(x3) // get y[i]

```
addw x4, x4, x2 // 10 * x[i] + y[i]
```

sw x4, 0(x3)

addi x11, x11, 1 // i ++

addi x1, x1, 4 // int is 4 bytes so addr of x + 4

addi x3, x3, 4 // addr of y + 4

bne x11, x10, loop // if i != n, then continue looping

FDEMW.

